



IMPLEMENTATION TEMPLATE

$$Sk\ Set = \{Sk_1 \dots Sk_m\}$$



specific to architecture



more than 1 templ $\exists \forall$ target ordie

we need at least 1 template \times ordie

TEMPL LIB :

< targ hw/sw, SK, param, process, network, ... >

performance model

pipe

MC MPI

form

seq

$\mathcal{P}(P_1 \dots P_x)$

< MC MPI, form, *, {pipe} >


perf of the template

when used with

processes $P_1 \dots P_x$



PHASE 1 PARSING \rightarrow SK TREE (ABSTRACT SYNTAX)

PHASE 2 TEMPLATE ASSIGNMENT \rightarrow ANNOTATED SK TREE



S_{k_i} + target opcode \Rightarrow set of templates that can be used

then we pick up the "best one"



- P_{1k} pipe, ...
- P_{2i} pipe, ...
- F_{1i} form, ...
- F_{2i} form, ...

DURING THE "MERGE"

I HAVE TO CONSIDER PERFORMANCE MODELS AGAIN

- ① PIPE
- ② seq(s1)

PE_1 will execute


- ③ FARM \rightarrow F1 (same to perf model)
- ④ PIPE \rightarrow P2

PHASE 3 : OPTIMIZATIONS

PIPE (FARM, FARM)




OPT ?



REDUCE PE REQUIREMENTS


proper comm scheduling



Ap: I have 10 PE

Reduce while ensuring performance !

program structure
 This is the place I
 where I can
 take away res!



H_p = only 10 PEs



loop: start from leaves

We take away
1 resource → node
(respecting perf. models)


compute the total PE
needed → TOT

if TOT ≤ available PEs
↳ OK DONE!


else loop again





Alternative



PHASE 4: CODE GENERATION





TARGET: POSIX/TCP COW/NOW

same code \rightarrow  process use comm lib \rightarrow  for implementing communications

same code } deployment
 } run

TEMPLATE DESIGN


FARM TEMPLATE



TARGET ARCHITECTURE = MESH OF PE

TILERA / PRO

8x8
Matrix of cores
on a single
chip



TRANSPUTER

T400 T800


POLARIS



80 (INTEL)
CORE EXASCALE
8x10 PROCESSOR

$$T_w \approx MW T_e \leftarrow \text{column step time}$$

When lanes are finished (on W_i)

$W_i \rightarrow$ results to the corresponding collector string element






TEMPLATE FOR MULTICORES

fork template

looks like the same
as before



BUT:

- 1) $\rightarrow \circ \rightarrow$ are threads
(vs. processes)
- 2) comm are implemented
through shared mem
(vs. TCP/IP sockets)